Port G access and configuration shortcuts
[PORT - Procedure for parallel port usage]

Defines
#define	PPG_HST   *_ppg[0]
	Port G Pad Control (Hysteresis) Register.
#define	PPG_MUX   *_ppg[1]
	Multiplexer Control Register.
#define	PPG_FER   *_ppg[2]
	Function Enable Registers.
#define	PPG_DIR   *_ppg[3]
	Direction Registers.
#define	PPG_INE   *_ppg[4]
	Input Enable Registers.
#define	PPG_POL   *_ppg[5]
	Polarity Registers.
#define	PPG_EDG   *_ppg[6]
	Interrupt Sensitivity Registers.
#define	PPG_RSE   *_ppg[7]
	Set on Both Edges Registers.
#define	PPG_MKA   *_ppg[8]
	Mask Interrupt A Registers.
#define	PPG_MKB   *_ppg[9]
	Mask Interrupt B Registers.
#define	PPG_MSA   *_ppg[10]
	Mask Interrupt A Set Registers.
#define	PPG_MSB   *_ppg[11]
	Mask Interrupt B Set Registers.
#define	PPG_MCA   *_ppg[12]
	Mask Interrupt A Clear Registers.
#define	PPG_MCB   *_ppg[13]
	Mask Interrupt B Clear Registers.
#define	PPG_MTA   *_ppg[14]
	Mask Interrupt A Toggle Registers.
#define	PPG_MTB   *_ppg[15]
	Mask Interrupt B Toggle Registers.
#define	PPG_SET   *_ppg[16]
	GPIO Set Registers. Write 1 to set related bit.
#define	PPG_CLR   *_ppg[17]
	GPIO Clear Registers. Write 1 to clear related bit.
#define	PPG_TGL   *_ppg[18]
	GPIO Toggle Registers. Write 1 to toggle related bit.
#define	PPG   *_ppg[19]
	Port G Data Registers.

---

Define Documentation

#define PPG   *_ppg[19]

#define PPG_CLR   *_ppg[17]

#define PPG_DIR   *_ppg[3]

For all bits, 0 - Input, 1 - Output

#define PPG_EDG   *_ppg[6]

For all bits, 0 - Level, 1 - Edge

#define PPG_FER   *_ppg[2]

For all bits, 0 - GPIO mode, 1 - Enable peripheral function

#define PPG_HST   *_ppg[0]

These registers configure hysteresis for the PORTx inputs. For each controlled group of pins, b#0 will disable Schmitt triggering (hysteresis), while b#1 will enable it.

#define PPG_INE   *_ppg[4]

For all bits, 0 - Input Buffer Disabled, 1 - Input Buffer Enabled

#define PPG_MCA   *_ppg[12]

For all bits, 1 - Clear

#define PPG_MCB   *_ppg[13]

For all bits, 1 - Clear

#define PPG_MKA   *_ppg[8]

For all bits, 1 - Enable, 0 - Disable

#define PPG_MKB   *_ppg[9]

For all bits, 1 - Enable, 0 - Disable

#define PPG_MSA   *_ppg[10]

For all bits, 1 - Set

#define PPG_MSB   *_ppg[11]

For all bits, 1 - Set

#define PPG_MTA   *_ppg[14]

For all bits, 1 - Toggle

#define PPG_MTB   *_ppg[15]

For all bits, 1 - Toggle

#define PPG_MUX   *_ppg[1]

For all bit fields: 0 = Peripheral function, 1 = Alternate peripheral function

#define PPG_POL   *_ppg[5]

For all bits, 0 - Active high or rising edge, 1 - Active low or falling edge

#define PPG_RSE   *_ppg[7]

For all bits when enabled for edge-sensitivity, 0 - Single edge, 1 - Both edges

#define PPG_SET   *_ppg[16]

#define PPG_TGL   *_ppg[18]

otStudio - Library Reference - (C) 2020-23 Officina Turini, All Rights Reserved
Document built with Doxygen 1.4.0